



H61H2-M17

Rev : 1.0

ECS CONFIDENTIAL

TABLE OF CONTENTS

Page	Index
1	Cover Page
2	Block Diagram
3	CPU - DMI/FDI/PEG
4	CPU - MISC
5	CPU - DDR3
6	CPU - PWR/GND
7	DDR3 - CH_A_DIMM1
8	DDR3 - CH_B_DIMM3
9	DC/DC VCORE/VAXG RT8859M
10	DC/DC VCORE/VAXG RT9612B
11	DC/DC V_CPUVTT/V_SA RT8240B
12	DC/DC VDIMM/DDR_VTT/5VDUAL
13	Front Panel,FAN,PowerConn,GND,104
14	PCH - DMI / PCI / PE / USB
15	PCH - SATA / CLK
16	PCH - MISC, Strap Function
17	PCH - DP/VGA/FDI
18	PCH - PWR
19	PCH - GND
20	Slot - PCI-EX16/PCI-EX1
21	HDMI / COM / PS2
22	USB/SATA/SPI
23	SIO-F71808A
24	AUDIO VT1705/ALC662(CHIP)
25	AUDIO VT1705/ALC662(PANEL)


NOTE:

Design by 428971_428971_Sugar_Bay_and_BromolowWS_PDG_Rev_2_1.pdf,
428880_428880_Cougar_Point_Desktop_Ballout_Mech_Package_Rev1p0.zip

REVISION HISTORY:


Rev	Date	Notes
P61G V1.0	2011/04/07	RED_PCB P/N : 15-Y97-011001 (GE1) / 15-Y97-011000 (CHUANYI) BOM P/N : 81-605-Y97100 EC35 change to EC-cap 1000U-6.3DL EC1, EC4 from 100uF change to 220uF Del RT1, RT3, R137, R180 (Not need compensation of temperature). For 5VSB Inrush Current : R102 from 100k change to 33k. Select TACH0_GPIO17 to decide COM .
H61H2-M12 VA	2011/05/04	Black_PCB P/N : 15-EC7-010010 BOM P/N : 81-605-EC7000/81-605-EC7001(10/100 ; GIGA) PCB Size change to 225*170 mm Del DVI Vcore 減少一相 VIN 電容減少一顆 LAN change to Atheros 8152/8151/8161 Codec change to VT1705CE. USB Power use fuse & Jumper.
H61H2-M12 V1.0	2011/07/12	Black_PCB P/N : 15-EC7-011000/15-EC7-011001 BOM P/N : 89-206-EC7100 / 89-206-EC7101 (10_100 / GIGA) Page 17, Power VCC_DDC change to VCC. PCB Size change to 225*170 mm
H61H2-M17 V1.0	2012/04/16	PAGE 9,10,11:Change CPU VRM solution to Richtek. PAGE 14&22:Add USB*2. PAGE 17&21:Add HDMI. PAGE 26:Change to Giga LAN AR8151-B default.

RD : Leon Tang
LAYOUT : Run Ouyang
EMI : Light Wang

 Elitegroup Computer Systems			
Title: Cover Page			
Size	Document Number	Rev	
Custom	H61H2-M17	1.0	
Date:	Wednesday, May 02, 2012	Sheet	1 of 29




PCH-GPIO function



Pin Name	Power Well	Usage	Default Status
GPIO71	VCC3		GPI
GPIO22	VCC3		GPI
GPIO38	VCC3		GPI
GPIO39	VCC3		GPI
GPIO48	VCC3		GPI
GPIO21	VCC3		GPI
GPIO36	VCC3		GPI
GPIO37	VCC3		GPI
GPIO16	VCC3	Reserve for TPM	GPI
GPIO49	VCC3	Reserve for TPM	GPI
GPIO0	VCC3	F_AUDIO Detect	GPI
GPIO33	VCC3	ME Enable/Disable	GPO
GPIO34	VCC3	pull-up	GPI
GPIO13	3VSB	PME	GPI
GPIO24	3VSB	SKTOCC	GPO
GPIO57	3VSB	Board ID(CRB_0.7)	GPI
GPIO61	3VSB	TPM_LPCPD	GPI
GPIO15	3VSB	Down Voltage for DIMM	GPO
GPIO48	VCC3	Down Voltage for DIMM	GPI



SIO-GPIO function

Pin Name	Power Well	Usage	Default Status
PIN23	5VSB	Power LED	GPIO25/LEDVCC/WDTRST#
PIN22	5VSB	Power LED	GPIO24/LEDVSB
Pin Name		Usage	
Pin Name		Usage	
Pin Name		Usage	
Pin Name		Usage	






CFG	H	L	DESCRIPTION
0	reserved	reserved	reserved
1	reserved	reserved	reserved
2	NORMAL	REVERSE	PEGLANE REVERSAL[0], X16
3	reserved	reserved	reserved
4	reserved	reserved	reserved
5	*	*	PEOFGSEL[0]
6	*	*	PEOFGSEL[1]
7	reserved	reserved	reserved
8	reserved	reserved	reserved
9	reserved	reserved	reserved
10	reserved	reserved	reserved
11	reserved	reserved	reserved
12	reserved	reserved	reserved
13	reserved	reserved	reserved
14	reserved	reserved	reserved
15	reserved	reserved	reserved

CFG[0..17] HAVE INTERNAL PULL-UPS

PCIE CONFIG	SEL0	SEL1
1 X 16	1	1
2 X 8	0	1


CFG[5:6]:
01=DEFAULT X16,
01=2X8,
10=RESERVED,
00=X8,X4,X4

Power Down Sequencing Circuit




20100927
Del By Andy lu


change test point for internal PU Jack05/25






5 OF 10




20120417 H61H2-M17 change.












EDS P68/132 has internal PU Jack05/25



DMI/FDI termination voltage:
DC coupled: TX/RX TO VCC ISF sampled high
DC coupled: TX/RX TO VSS IF sampled low
AC COUPLED: TX set to VCC/2, RX set to VSS regardless of this strap



External Connection



Elitegroup Computer Systems


Title			DC/DC VCORE/VAXG RT9612B
Size	Document Number	H61H2-M17	
Custom			Rev 1.0
Date:	Wednesday, May 02, 2012	Sheet	10 of 29

External Connection

VCC	○	VCC	○
3VSB	○	3VSB	○
VIN	○	VIN	○
V_1P05_PCH	○	V_1P05_PCH	○
V_CPUVTT	○	V_CPUVTT	○

VCCIO voltage selection

VTT_SEL	V_CPUVTT
low	1V
high	1.05V



Elitegroup Computer Systems

Title

DC/DC V_CPUVTT/V_SA RT8240B

Size

Document Number

H61H2-M17

Rev








1.0

Date:


Wednesday, May 02, 2012

Sheet


11 of 29



External Connection




FRONT PANEL




F_PANEL

1	2	+	MSLED
3	4		
5	6		PWR
7	8		
9			




	S0	S1	S3	S4	S5
G LED1	L	B	B	L	L
G LED2	G	GB	YB	OFF	OFF



B: Blinking





External Connection







POWER CONNECTOR




External Connection



FAN




PCB STACK: L1:TOP
L2:PWR
L3:GND
L4:BOTTOM



20-120-010773
5 series PN:20-120-010851

0214'11 Jayson :
PCH Heat Sink change to smaller.




20120417 H61H2-M17
change for WIN8.




Elitegroup Computer Systems

Title Front Panel,FAN,PowerConn,GND,104
Size Custom Document Number H61H2-M17 Rev 1.0

Date: Wednesday, May 02, 2012 Sheet 13 of 29




BOOT DEVICE	GNT1_L	GPIO19
LPC	0	0
PCI	1	0
SPI	1	1




20100923
Add By Andy lu
For LPC Debug

20100929
Short By Andy lu




PDG 0.7 33 Ω ± 5% for Single-End (except PCI Clocks)


Layout Note:
PCI Clock Max 1500MILS




SATA



1207*10 ;
By Jayson added




8 of 12



20100923
Add By Andy lu
For LPC Debug

Stuff for Integrated Clock Mode

Clock Mode	CLK GEN. IDT CV184 Circuit.	CKa
Integrated Clock Mode	X	V
Buffer Through Mode	V	X



CPU


Jack 08/10

LAN


PCIEx1_B

PCIEx1_A


PCIEx16



STITCHING CAPS.





3 OF 12



For H61:SATA port2/3 is disable....From 440377 file
ONLY SATA PORT0 & PORT1 SUPPORT SATA3.0,
ALSO SUPPORT SATA2.0, SATA1.0.

20120417 H61H2-M17 change.




Elitegroup Computer Systems



File: **PCH - SATA / CLK**

Size: **Document Number** **H61H2-M17** **Rev 1.0**


Date: **Wednesday, May 02, 2012** Sheet **15** of **29**




1207'10 :
By Jayson added











20120417
H61H2-M17
change.





CLR_CMOS









Buffer Through Mode /
Integrated Clock Mode
have been changed to F/W Strap.
Default: Integrated Clock Mode
Doc. Cougar Point Platform Controller Hub
(PCH) Family EDS Update V0.7.1




When Deep Sleep not implemented:
1.PCH_GP30, PCH_GP27 need to be Pull Up.
2.VCCDSW3_3 should to be connected to +3VSB.
3.SLP_SUS_L, SUSACK_L left unconnected
4.SUSWARN_L may be used as GPIO30.(Reference to 1.)











External Connection



HDMI

20120416 H61H2-M17 add HDMI circuit.



DVI

0504'11 Jayson :
DEL DVI

0504'11 Jayson :
DEL DVI


0504'11 Jayson :
DEL Fuse & Diode

0504'11 Jayson :
DEL DVI


0504'11 Jayson :
DEL DVI

0504'11 Jayson :
DEL DVI Connector


1202'10 Jayson :
Del HDMI
















COM








	NR1A	R#
Normal	-12V	High
Active	+12V	Low







External Connection



EUP

	W/O EUP	W EUP
Sb	V	X
Sc	X	V
Sd	X	V

page 12




Power On Strapping

1213'10 Jayson : select 4E



PIN NO.	Symbol	Value	Description
PIN 59	STRAP4E_2E	1	Configuration Register I/O port is 4E/4F.(Default)
		0	Configuration Register I/O port is 2E/2F.
PIN 57	STRAP_PWOK	1	PWOK(pin 35) for AMD(Default)
		0	PWOK(pin 35) for Intel

1231'10 Jayson : LDC take the place of TPM.

LPC DEBUG HEADER



Electric Test




External Connection




16 FP_AUD_DETECT << HDPANEL_DETECT

* HDPANEL_DETECT connect to SIO or SB GPIO for AC97 Panel support



REAR-AUDIO Non re-tasking for rear panel




FRONT-AUDIO




External Connection




Cb



Ca



Cf



Cj



Ck



Cl



Cm



BOM Difference

	AR8151-B 1000M	AR8152-B 10/100M	AR8161-B 1000M
Ca	AR8151-BL1A-R	AR8152-BL1A-R	AR8161-B
Cb	V	X	X
Cc	USBX2-LAN-1000	USBX2-LAN-100	USBX2-LAN-1000
Cd	X	V	X
Ce	0-04	.01U-25VX-04	0-04
Cf	V	X	V
Cg	V	X	X
Ch	X	V	X
Ci	V	V	X
Cj	V	X	V
Ck	V	X	X
Cl	X	X	V
Cm	V	V	X
Cn	V	V	X


HW Strapping

LED0 : 0 -> OC disable


1 -> OC enable

LED1 : 0 -> VDDCT_REG enable


1 -> VDDCT_REG disable




Closed To PWR Loading Pin




Closed To PWR Source Pin





Cg





Ch



Ci







NOTE:

Sugar Bay Platform has two clock mode:

1.Integrated Clock Mode (Generate by PCH)

2.Buffer Through Mode (Generate by Clock Gen.)

If we choose Integrated Clock Mode, we should unstuff Clock Gen. circuit.

Please refer to


Page.12 PCH - DMI/PCI/PE/USB for CLK IN PD

Page.13 PCH - SATA, SATA CONN for CLK IN PD

Page.14 PCH - MISC, F/W Strap

Page.15 PCH - CLK IO, CKG - CV184 for Option

1129'10 By Jayson modified



1129'10 By Jayson Del CK505